











SNOSD12A - FEBRUARY 2018-REVISED MAY 2018

LMG1210

# LMG1210 200-V, 1.5-A, 3-A Half-Bridge GaN Driver With Adjustable Dead Time

### 1 Features

- Ultra-High Speed Operation of 50 MHz
  - 10 ns Typical Propagation Delay
  - 1.5 ns High-Side to Low-Side Matching
  - Pulse Width ≥ 3 ns
- 1.5-A Peak Source and 3.1-A Peak Sink Currents
- Adjustable Dead-Time Control Feature
- Highest Slew Rate Immunity in Industry of 300 V/ns
- External Bootstrap Diode For Flexibility
- High-Side to Low-Side Capacitance Less Than 1 pF
- UVLO and Overtemperature Protection
- · Low-Inductance WQFN Package

## 2 Applications

- High-Speed DC-DC Converters
- RF Envelope Tracking
- Class-D Audio Amplifiers
- · Class-E Wireless Charging

# 3 Description

The LMG1210 is a 200-V, half-bridge high performance gallium nitride field effect transistor (GaN FET) driver designed for applications requiring high switching speed, minimized dead time, as well as high efficiency. Drive voltage is precisely controlled by an internal LDO to 5 V when higher auxiliary voltages are used.

The LMG1210 GaN driver is designed for ultra-high frequency applications and features adjustable dead-time capability, very small propagation delay, as well as 1.5-ns high-side low-side matching to optimize system efficiency.

Additional parasitic capacitance across the GaN FET is minimized to less than 1 pF to reduce additional switching losses. An external bootstrap diode is used to charge the high-side bootstrap capacitor to allow optimal selection for the circuit operating conditions.


An internal switch turns the bootstrap diode off when the low side is not on, effectively preventing the highside bootstrap from overcharging and minimizing the reverse recovery charge when a silicon diode is used as the bootstrap diode.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMG1210	WQFN (19)	3.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Typical Application





# **Table of Contents**

1	Footures 1		8.4 Device Functional Modes	10
-	Features	•		
2	Applications 1	9	Application and Implementation	
3	Description 1		9.1 Application Information	
4	Revision History2		9.2 Typical Application	. 11
5	Description (continued)2		9.3 Do's and Don'ts	. 14
6	Pin Configuration and Functions	10	Power Supply Recommendations	. 15
7	Specifications	11	Layout	. 15
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	. 15
	7.2 ESD Ratings		11.2 Layout Example	. 16
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	. 17
	7.4 Thermal Information		12.1 Documentation Support	. 17
	7.5 Electrical Characteristics		12.2 Receiving Notification of Documentation Updates	s 17
	7.6 Switching Characteristics		12.3 Community Resources	. 17
8	Detailed Description8		12.4 Trademarks	. 17
•	8.1 Overview		12.5 Electrostatic Discharge Caution	. 17
	8.2 Functional Block Diagram		12.6 Glossary	. 17
	8.3 Feature Description	13	Mechanical, Packaging, and Orderable Information	. 17

# 4 Revision History

CI	Changed Power Supply Recommendations text	
•	Changed Thermal Pad Pins and NC in Pin Functions table	3
•	Changed Power Supply Recommendations text.	15
•	Changed layout example	16

# 5 Description (continued)


The GaN driver can operate in two different modes: independent input mode (IIM) and PWM mode. In the IIM each of the outputs is independently controller by a dedicated input. In PWM mode the two complementary output signals are generated from a single input, and the user can adjust the dead time from 0 to 20 ns for each edge. The LMG1210 operates over a wide temperature range from -40°C to 125°C and is offered in a low-inductance WQFN package.

Product Folder Links: LMG1210

Diffit Documentation Feedback



# 6 Pin Configuration and Functions



### **Pin Functions**

	PIN I/O DESCRIPTION						
F	IIN	1/0	DESCRIPTION				
NC	1,11,15	n/a	Not internally connected.				
VIN	2	I	6 V to 18 V input to LDO. If LDO is not required, connect to VDD.				
GND	3,7	I	Low-side ground return: all low-side signals are referenced to this ground.				
VDD	4	0	Low-side driver supply and LDO output. 5 V				
DHL	5	I	Sets the dead time for a high-to-low transition in PWM mode by connecting a resistor to GND.				
DLH	6	I	Sets the dead time for a low-to-high transition in PWM mode by connecting a resistor to GND. Tie to VDD to select independent input mode.				
LO	8	0	Low-side driver output.				
HS	9,13,16	ı	Switched node and high-side driver ground. These pins are internally connected; external connection on board is recommended.				
НО	10	0	High-side driver output.				
НВ	12	I	High-side driver supply.				
BST	17	0	Bootstrap diode anode connection point.				
EN/HI	18	I	Enable input or high-side driver control.				
PWM/LI	19	I	PWM input or low-side driver control.				
Thermal Pad (HS)	21	I	Connected to HS, must be connected.				
Thermal Pad (GND)	20	I	Connected to GND, must be connected.				
NC1	14	NC	For proper operation, this pin should be either unconnected or tied to HS.				



## 7 Specifications

#### **WARNING**

### **APPLICABLE TO PRE-PRODUCTION UNITS:**

Pre-production units have a silicon issue which causes the low-side bootstrap switch to enter into a high-current state if a short L-H-L pulse is applied to the low-side driver. The exciting pulse width is typically about 3 ns. The high-current state consumes an extra 140 mA typical. from the VDD rail. The part will recover when a wider pulse is applied. This issue will be fixed for production units.

## 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input Supply Voltage	-0.5	20	V
$V_{DD}$	5V Supply Voltage	-0.5	5.5	V
V <sub>HS</sub>	High Side Voltage Without Bootstrap Diode	-300	300	V
V <sub>HB</sub> -V <sub>HS</sub>	Bootstrap supply voltage, continuous	-0.5	5.5	V
V <sub>LI/PWM</sub> , V <sub>HI/EN</sub>	Input Pin Voltage on LI or HI	-0.5	10	V
$V_{DHL}$ , $V_{DHL}$	Voltage on DLH and DHL pins	-0.5	$V_{DD} + 0.5$	
V <sub>LO</sub>	Low-side gate driver output	-0.5	$V_{DD} + 0.5$	
V <sub>HO</sub>	High-side gate driver output	V <sub>HS</sub> -0.5	V <sub>HB</sub> + 0.5	
V <sub>BST</sub>	Bootstrap pin voltage	-0.5	V <sub>DD</sub> + 0.5	
T <sub>J</sub>	Operating Temperature	-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±XXX V may actually have higher performance.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input Supply Voltage (if using internal LDO)	6		18	V
$V_{DD}$	5V Supply Voltage	4.75	5.00	5.25	V
V <sub>HS</sub> -V <sub>SS</sub>	High-Side Voltage with Bootstrap Diode	-V <sub>DD</sub> -0.5		200	V
V <sub>HS</sub> -V <sub>SS</sub>	High-Side Voltage Without Bootstrap diode	-200		200	V
$V_{HB}$ - $V_{HS}$	Bootstrap Supply Voltage	3.70		5.25	V
V <sub>LIHI</sub>	Input Pin Voltage	-0.3		10	V
TJ	Operating Temperature	-40		125	°C
CMTI	High Side Slew Rate			300	V/ns

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±YYY V may actually have higher performance.



### 7.4 Thermal Information

		LMG1210	
	THERMAL METRIC <sup>(1)</sup>	RVR (QFN)	UNIT
		19 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	40	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.2	°C/W
ΨJΤ	Junction-to-top characterization parameter	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	16.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 7.5 Electrical Characteristics

DHL and DLH floating   325   500   µA     HaB   HB Quiescent Current   HI=0V   Independent Mode   520   800   µA     HaB   HB to VsS Quiescent Current   VHS=100V   25   nA     HaBSO   HB to VsS Qperating Current   VHS=100V   1   1.25   mA/MHz     HaBSO   HB to VsS Qperating Current   Unloaded   0.5   0.6   mA/MHz     HaBSO   HB to VsS Qperating Current   Unloaded   0.5   0.6   mA/MHz     HaBSO   HB to VsS Qperating Current   Unloaded   0.5   0.6   mA/MHz     HaBSO   HB to VsS Qperating Current   Unloaded   0.5   0.6   mA/MHz     HaBSO   HB to VsS Qperating Current   Unloaded   0.5   0.6   mA/MHz     HB to VsS Qperating Current   Unloaded   0.5   0.6   mA/MHz     LOW-SIDE TO HIGH-SIDE CAPACITANCE     Ciso   Capacitance from High to Low Side   Low Side Pins Shorted Together     High Side Pins Shorted Together   0.25   PF     VSV LDO		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SV Quiescent Current, Low-Side   EN=OV, PWM=X, PWM Input Mode, DHL and DLH floating   S25   S00   µA     In HB Quiescent Current   HI=OV, Independent Mode   S20   800   µA     In HB Quiescent Current   HI=OV, Independent Mode   S20   800   µA     In HB Quiescent Current   HI=OV, Independent Mode   S20   800   µA     In HB Quiescent Current   VH <sub>B</sub> =100V   S25   nA     In HB Quiescent Current   VH <sub>B</sub> =100V   S25   nA     In HB Quiescent Current   VH <sub>B</sub> =100V, F <sub>SW</sub> =1MHz   1   nA     In HB Quiescent Qurrent   Unloaded, PWM Mode   1   1.25   mA/MHz     In HB Quiescent Qurrent   Unloaded   Q.5   Q.6   mA/MHz     In HB Quiescent Qurrent   Q.6   Q.6   MA/MHz     In HB Quiescent Qurrent   Q.6   Q.6   Q.6   MA/MHz     In HB Quiescent Qurrent   Q.6   Q.6   Q.6   Q.6   Q.6   Q.6     In HB Quiescent Qurrent   Q.6   Q	SUPPLY C	URRENT					
		5/0: .0 .1 0:1	LI,HI=0V, Independent Mode		250	400	μΑ
HB to V <sub>SS</sub> Quiescent Current   V <sub>HS</sub> =100V   25   nA     H <sub>BBSO</sub>   HB to V <sub>SS</sub> Operating Current   V <sub>HS</sub> =100V, F <sub>SW</sub> =1MHz   1   nA     H <sub>BBSO</sub>   HB to V <sub>SS</sub> Operating Current   Unloaded, PWM Mode   1   1.25   mA/MHz     H <sub>BDVD</sub>   High-side dynamic current   Unloaded   0.5   0.6   mA/MHz     H <sub>BDVD</sub>   High-side dynamic current   Unloaded   0.5   0.6   mA/MHz     H <sub>BDVD</sub>   High-side dynamic current   Unloaded   0.5   0.6   mA/MHz     H <sub>BDVD</sub>   High-side dynamic current   Unloaded   0.5   0.6   mA/MHz     H <sub>BDVD</sub>   High-side CAPACITANCE     C <sub>ISO</sub>   Capacitance from High to Low Side   Low Side Pins Shorted Together     High Radianum Current     High Radianum Cur	I <sub>DD</sub>	•			325	500	μΑ
Haso	I <sub>HB</sub>	HB Quiescent Current	HI=0V , Independent Mode		520	800	μΑ
ILSDyn         Low-side dynamic current         Unloaded, PWM Mode         1         1.25         mA/MHz           ILSDyn         High-side dynamic current         Unloaded         0.5         0.6         mA/MHz           LOW-SIDE TO HIGH-SIDE CAPACITANCE         CISO         Capacitance from High to Low Side         Low Side Pins Shorted Together, High Side Pins Shorted Together, High Side Pins Shorted Together         PF           5V LO         Volo         Volo         Volo         Volo         5.00         5.00         5.25         V           Voo         Dropout Voltage         I <sub>0</sub> =100mA         4.75         5.00         5.25         V           Voo         Dropout Voltage         I <sub>0</sub> =100mA         400         750         mV           V <sub>LDOM</sub> Maximum Current         100         250         mA           Sloc         Short Circuit Current         1100         250         mA           Cout         Minimal Required Output         Effective Capacitance at Bias         0         500         mD           DIGITAL INPUT PINS (LIVPWM & HIEN)         VIII         VIII         NUP TINS (LIVPWM & HIEN)         VIII         VIII         VIII <t< td=""><td>I<sub>HBS</sub></td><td>HB to V<sub>SS</sub> Quiescent Current</td><td>V<sub>HS</sub>=100V</td><td></td><td></td><td>25</td><td>nA</td></t<>	I <sub>HBS</sub>	HB to V <sub>SS</sub> Quiescent Current	V <sub>HS</sub> =100V			25	nA
High-side dynamic current   Unloaded   0.5   0.6   mA/MHz	I <sub>HBSO</sub>	HB to V <sub>SS</sub> Operating Current	V <sub>HS</sub> =100V, F <sub>SW</sub> =1MHz		1		nA
LOW-SIDE TO HIGH-SIDE CAPACITANCE   Comparison	I <sub>LSDyn</sub>	Low-side dynamic current	Unloaded, PWM Mode		1	1.25	mA/MHz
CISO         Capacitance from High to Low Side         Low Side Pins Shorted Together, High Side Pins Shorted Together         0.25         pF           SV LDO         SV LDO         Vop.         LDO Output         4.75         5.00         5.25         V           VDD         Dropout Voltage         Io=100mA         4.00         750         mV           JLDOM         Maximum Current         100         mA           Isc         Short Circuit Current         110         250         mA           Cout         Minimal Required Output Capacitance (1)         Effective Capacitance at Bias         0         500         mΩ           DigiTAL INPUT PINS (Li/PWM & Hi/EN)         VIIII         Input Rising Edge Threshold         1.70         2.45         V           VIII         Input Rising Edge Threshold         1.70         2.45         V           VIII         Input Pull-Down Resistance         VLI, VHI=1V         100         200         300         kΩ           UNDERVOLTAGE LOCKOUT         VDDR         VDB Rising Threshold         4.00         4.25         4.50         V           VDDB         VDB Rysteresis         200         mV           WOBOTH RAP HIGH HIGH HIGH HIGH HIGH HIGH HIGH HIG	I <sub>HSDyn</sub>	High-side dynamic current	Unloaded		0.5	0.6	mA/MHz
High Side Pins Shorted Together   0.25   pF	LOW-SIDE	TO HIGH-SIDE CAPACITANCE					
Vo V Vo V	C <sub>ISO</sub>	Capacitance from High to Low Side	9 ,		0.25		pF
VDD         Dropout Voltage         Io=100mA         400         750         mV           ILDDM         Maximum Current         100         mA           ISC         Short Circuit Current         110         250         mA           COUT         Minimal Required Output Capacitance (1)         Effective Capacitance at Bias         0.3         μF           CESR         Bypass Capacitor ESR(1)         0         500         mΩ           DIGITAL INPUT PINS (LI/PWM & HI/EN)           VI <sub>R</sub> Input Rising Edge Threshold         1.70         2.45         V           VI <sub>R</sub> Input Palling Edge Threshold         0.70         1.30         V           VI <sub>HYS</sub> Input Pysteresis         1         V           V <sub>IP</sub> Input Pull-Down Resistance         V <sub>LI</sub> , V <sub>HI</sub> =1V         100         200         300         kΩ           UNDERVOLTAGE LOCKOUT           V <sub>DDR</sub> V <sub>DD</sub> Rising Threshold         4.00         4.25         4.50         V           V <sub>DDH</sub> V <sub>DD</sub> Hysteresis         200         mV           V <sub>HBR</sub> HB-HS Rising Threshold         3.40         3.55         3.70         V           V <sub>HBH</sub> HB-HS Hysteresis	5V LDO						
Maximum Current   100	V <sub>5V</sub>	LDO Output		4.75	5.00	5.25	V
Sec   Short Circuit Current   Sec   Short Circuit Current   Effective Capacitance at Bias   D.3   μF	$V_{DO}$	Dropout Voltage	I <sub>O</sub> =100mA		400	750	mV
Cout   Minimal Required Output   Effective Capacitance at Bias   0.3   μF	$I_{LDOM}$	Maximum Current		100			mA
Cool Capacitance (1)         Elective Gapacitance at Blas         0.5         μ           C <sub>ESR</sub> Bypass Capacitor ESR (1)         0         500         mΩ           DIGITAL INPUT PINS (LI/PWM & HI/EN)           VI <sub>IR</sub> Input Rising Edge Threshold         1.70         2.45         V           VI <sub>IF</sub> Input Falling Edge Threshold         0.70         1.30         V           VI <sub>IHYS</sub> Input Hysteresis         1         V           R <sub>IPD</sub> Input Pull-Down Resistance         V <sub>LI</sub> ,V <sub>Hi</sub> =1V         100         200         300         kΩ           UNDERVOLTAGE LOCKOUT           V <sub>DDR</sub> V <sub>DD</sub> Rising Threshold         4.00         4.25         4.50         V           V <sub>DDH</sub> V <sub>DD</sub> Hysteresis         200         mV           V <sub>HBR</sub> HB-HS Rising Threshold         3.40         3.55         3.70         V           V <sub>HBH</sub> HB-HS Hysteresis         100         mV           BBOOTSTRAP DIODE SWITCH           R <sub>SW</sub> Diode Switch On Resistance         I <sub>D</sub> =100mA         0.4         0.5         Ω           GATE DRIVER           V <sub>OL</sub> Low-Level Output Voltage         I <sub>OL</sub> =100mA <td>I<sub>SC</sub></td> <td>Short Circuit Current</td> <td></td> <td>110</td> <td></td> <td>250</td> <td>mA</td>	I <sub>SC</sub>	Short Circuit Current		110		250	mA
DIGITAL INPUT PINS (LI/PWM & HI/EN)	C <sub>OUT</sub>	Minimal Required Output Capacitance (1)	Effective Capacitance at Bias			0.3	μF
VI <sub>IR</sub> Input Rising Edge Threshold         1.70         2.45         V           VI <sub>IF</sub> Input Falling Edge Threshold         0.70         1.30         V           VI <sub>HYS</sub> Input Hysteresis         1         V           R <sub>IPD</sub> Input Pull-Down Resistance         V <sub>LI</sub> ,V <sub>HI</sub> =1V         100         200         300         kΩ           UNDERVOLTAGE LOCKOUT           V <sub>DDR</sub> V <sub>DD</sub> Rising Threshold         4.00         4.25         4.50         V           V <sub>DDH</sub> V <sub>DD</sub> Hysteresis         200         mV           V <sub>HBR</sub> HB-HS Rising Threshold         3.40         3.55         3.70         V           V <sub>HBH</sub> HB-HS Hysteresis         100         mV           BOOTSTRAP DIODE SWITCH           R <sub>SW</sub> Diode Switch On Resistance         I <sub>D</sub> =100mA         0.4         0.5         Ω           GATE DRIVER           V <sub>OL</sub> Low-Level Output Voltage         I <sub>OL</sub> =100mA         0.16         V           V <sub>DD</sub> -V <sub>OH</sub> High-Level Output Voltage         I <sub>OH</sub> =100mA         0.30         V	C <sub>ESR</sub>	Bypass Capacitor ESR <sup>(1)</sup>		0		500	mΩ
VI <sub>IF</sub> Input Falling Edge Threshold         0.70         1.30         V           VI <sub>IHYS</sub> Input Hysteresis         1         V           R <sub>IPD</sub> Input Pull-Down Resistance         V <sub>LI</sub> ,V <sub>HI</sub> =1V         100         200         300         kΩ           UNDERVOLTAGE LOCKOUT           V <sub>DDR</sub> V <sub>DD</sub> Rising Threshold         4.00         4.25         4.50         V           V <sub>DDH</sub> V <sub>DD</sub> Hysteresis         200         mV           V <sub>HBR</sub> HB-HS Rising Threshold         3.40         3.55         3.70         V           V <sub>HBH</sub> HB-HS Hysteresis         100         mV           BOOTSTRAP DIODE SWITCH           R <sub>SW</sub> Diode Switch On Resistance         I <sub>D</sub> =100mA         0.4         0.5         Ω           GATE DRIVER           V <sub>OL</sub> Low-Level Output Voltage         I <sub>OL</sub> =100mA         0.16         V           V <sub>DD</sub> -V <sub>OH</sub> High-Level Output Voltage         I <sub>OH</sub> =100mA         0.30         V	DIGITAL IN	IPUT PINS (LI/PWM & HI/EN)					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{IR}$	Input Rising Edge Threshold		1.70		2.45	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>IF</sub>	Input Falling Edge Threshold		0.70		1.30	V
UNDERVOLTAGE LOCKOUT           V <sub>DDR</sub> V <sub>DD</sub> Rising Threshold         4.00         4.25         4.50         V           V <sub>DDH</sub> V <sub>DD</sub> Hysteresis         200         mV           V <sub>HBR</sub> HB-HS Rising Threshold         3.40         3.55         3.70         V           V <sub>HBH</sub> HB-HS Hysteresis         100         mV           BOOTSTRAP DIODE SWITCH         R <sub>SW</sub> Diode Switch On Resistance         I <sub>D</sub> =100mA         0.4         0.5         Ω           GATE DRIVER           V <sub>OL</sub> Low-Level Output Voltage         I <sub>OL</sub> =100mA         0.16         V           V <sub>DD</sub> -V <sub>OH</sub> High-Level Output Voltage         I <sub>OH</sub> =100mA         0.30         V	V <sub>IHYS</sub>	Input Hysteresis			1		V
V <sub>DDR</sub> V <sub>DD</sub> Rising Threshold         4.00         4.25         4.50         V           V <sub>DDH</sub> V <sub>DD</sub> Hysteresis         200         mV           V <sub>HBR</sub> HB-HS Rising Threshold         3.40         3.55         3.70         V           V <sub>HBH</sub> HB-HS Hysteresis         100         mV           BOOTSTRAP DIODE SWITCH         R <sub>SW</sub> Diode Switch On Resistance         I <sub>D</sub> =100mA         0.4         0.5         Ω           GATE DRIVER           V <sub>OL</sub> Low-Level Output Voltage         I <sub>OL</sub> =100mA         0.16         V           V <sub>DD</sub> -V <sub>OH</sub> High-Level Output Voltage         I <sub>OH</sub> =100mA         0.30         V	$R_{IPD}$	Input Pull-Down Resistance	V <sub>LI</sub> ,V <sub>HI</sub> =1V	100	200	300	kΩ
VDDH         VDDH <t< td=""><td>UNDERVO</td><td>LTAGE LOCKOUT</td><td></td><td></td><td></td><td></td><td></td></t<>	UNDERVO	LTAGE LOCKOUT					
V <sub>HBR</sub> HB-HS Rising Threshold         3.40         3.55         3.70         V           V <sub>HBH</sub> HB-HS Hysteresis         100         mV           BOOTSTRAP DIODE SWITCH         R <sub>SW</sub> Diode Switch On Resistance         I <sub>D</sub> =100mA         0.4         0.5         Ω           GATE DRIVER           V <sub>OL</sub> Low-Level Output Voltage         I <sub>OL</sub> =100mA         0.16         V           V <sub>DD</sub> -V <sub>OH</sub> High-Level Output Voltage         I <sub>OH</sub> =100mA         0.30         V	$V_{DDR}$	V <sub>DD</sub> Rising Threshold		4.00	4.25	4.50	V
$V_{\text{HBH}}  \text{HB-HS Hysteresis} \qquad \qquad 100 \qquad \text{mV}$ $\textbf{BOOTSTRAP DIODE SWITCH}$ $R_{\text{SW}}  \text{Diode Switch On Resistance}   I_{\text{D}}=100\text{mA} \qquad \qquad 0.4  0.5  \Omega$ $\textbf{GATE DRIVER}$ $V_{\text{OL}}  \text{Low-Level Output Voltage} \qquad  I_{\text{OL}}=100\text{mA} \qquad \qquad 0.16  \text{V}$ $V_{\text{DD}}\text{-V}_{\text{OH}}  \text{High-Level Output Voltage} \qquad  I_{\text{OH}}=100\text{mA} \qquad \qquad 0.30  \text{V}$	$V_{DDH}$	V <sub>DD</sub> Hysteresis			200		mV
BOOTSTRAP DIODE SWITCH       R <sub>SW</sub> Diode Switch On Resistance     I <sub>D</sub> =100mA     0.4     0.5     Ω       GATE DRIVER       V <sub>OL</sub> Low-Level Output Voltage     I <sub>OL</sub> =100mA     0.16     V       V <sub>DD</sub> -V <sub>OH</sub> High-Level Output Voltage     I <sub>OH</sub> =100mA     0.30     V	$V_{HBR}$	HB-HS Rising Threshold		3.40	3.55	3.70	V
$R_{SW}$ Diode Switch On Resistance $I_D$ =100mA 0.4 0.5 Ω GATE DRIVER $V_{OL}$ Low-Level Output Voltage $I_{OL}$ =100mA 0.16 V $V_{DD}$ -V <sub>OH</sub> High-Level Output Voltage $I_{OH}$ =100mA 0.30 V	$V_{HBH}$	HB-HS Hysteresis			100		mV
GATE DRIVER           V <sub>OL</sub> Low-Level Output Voltage         I <sub>OL</sub> =100mA         0.16         V           V <sub>DD</sub> -V <sub>OH</sub> High-Level Output Voltage         I <sub>OH</sub> =100mA         0.30         V	BOOTSTR	AP DIODE SWITCH					
$V_{OL}$ Low-Level Output Voltage $I_{OL}$ =100mA 0.16 V $V_{DD}$ - $V_{OH}$ High-Level Output Voltage $I_{OH}$ =100mA 0.30 V	$R_{SW}$	Diode Switch On Resistance	I <sub>D</sub> =100mA		0.4	0.5	Ω
V <sub>DD</sub> -V <sub>OH</sub> High-Level Output Voltage I <sub>OH</sub> =100mA 0.30 V	GATE DRI	VER					
	V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> =100mA			0.16	V
$I_{OL}$ Peak Sink Current $V_{Ox}$ =5V 2.2 3.1 4.3 A	V <sub>DD</sub> -V <sub>OH</sub>	High-Level Output Voltage	I <sub>OH</sub> =100mA			0.30	V
	I <sub>OL</sub>	Peak Sink Current	V <sub>Ox</sub> =5V	2.2	3.1	4.3	Α

(1) Ensured by design



# **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>OH</sub>	Peak Source Current	V <sub>Ox</sub> =0V	0.85	1.58	2.2	А
V <sub>CLAMP</sub>	Unpowered Gate Clamp Voltage	V <sub>DD</sub> ,V <sub>HB</sub> Floating, 1 mA pull-up applied to LO/HO		0.55	0.8	V
THERMAL	SHUTDOWN	•	•			
T <sub>SD</sub>	Thermal Shutdown Switching, Rising Edge <sup>(1)</sup>		150		180	°C
T <sub>SD_LDO</sub>	Thermal Shut Down LDO, Rising Edge <sup>(1)</sup>		160		190	°C
T <sub>HYS_SD</sub>	Thermal Hysteresis, LDO & Switching <sup>(1)</sup>		3	10		°C
T <sub>SD_HS</sub>	Thermal Shutdown for High-Side, Rising Edge <sup>(1)</sup>		160		190	°C
DEADTIME	CONTROL RESISTORS		•			
R <sub>PU</sub>	Internal Pullup Resistor		23.5	25	26.5	kΩ
$V_{DT}$	Dead Time Voltage Range		0.8		1.8	V
F <sub>CDEAD</sub>	Dead Time Low Pass Filter Corner Frequency			10		kHz

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



## 7.6 Switching Characteristics

V<sub>DD</sub>=5V, V<sub>HB-HS</sub>=4.5V, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INDEPEND	ENT INPUT MODE					
t <sub>PHL</sub>	Turn-Off Delay			10	18	ns
t <sub>PLH</sub>	Turn-On Delay			10	18	ns
t <sub>MTCH</sub>	High-Off to Low-On and Low-Off to High-On Delay Matching <sup>(1)</sup>	Over temperature, T <sub>jHI</sub> =T <sub>jLO</sub>		0.3	1.2	ns
t <sub>MTCH</sub>	High-Off to Low-On and Low-Off to High-On Delay Matching <sup>(1)</sup>	Signal propagating during a 150 V/ns CMT event		1		ns
t <sub>MTCH</sub>	High-Off to Low-On and Low-Off to High-On Delay Matching <sup>(1)</sup>	T <sub>jHI</sub> =T <sub>jLO</sub> =25C		0.2		ns
PWM INPU	T MODE				·	
t <sub>PHL</sub>	Turn-Off Delay			11	21	ns
t <sub>PLH</sub>	Turn-On Delay, t <sub>DEAD</sub> =0			11	21	ns
t <sub>DEAD_MIN</sub>	Minimum Dead Time	Open R <sub>ext</sub>	-0.5	0	0.7	ns
t <sub>DEAD_MAX</sub>	Maximum Dead Time	20k R <sub>ext</sub>	18	20	22	ns
t <sub>EN</sub>	Enable Propagation Time			11	20	ns
OTHER CH	IARACTERISTICS					
t <sub>OR</sub>	Output Rise Time, Unloaded	10%-90%		0.5		ns
t <sub>OF</sub>	Output Fall Time, Unloaded	90%-10%		0.5		ns
t <sub>ORL</sub>	Output Rise Time, Loaded	C <sub>O</sub> =1nF, 10%-90%			5.6	ns
t <sub>OFL</sub>	Output Fall Time, Loaded	C <sub>O</sub> =1nF, 90%-10%			3.3	ns
t <sub>PW</sub>	Minimum Input Pulse Width	Minimum input pulse width, which changes the output		1.8	2.7	ns
t <sub>PW,ext</sub>	Pulse extender width	H-L-H pulse extender , unloaded <sup>(2)</sup>		4.5	9.5	ns
	Start-Up Time of low side after VCC-	Independent Control Mode		25	100	μs
t <sub>STLS</sub>	VSS goes over UVLO threshold.	PWM Control Mode		100	150	μs
t <sub>STHS</sub>	Start-Up Time of High-Side After V <sub>HB</sub> -V <sub>HS</sub> Goes Above UVLO			16	28	μs
t <sub>PWD</sub>	Pulse-Width Distortion	t <sub>PLH</sub> -t <sub>PHL</sub>  , Independent Input Mode		1	3	ns

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & \hbox{Mismatch defined as the maximum of } |T_{pLH}\text{-}T_{pHL}| \text{ and } |T_{pHL}\text{-}T_{pLH}| \\ \hbox{(2)} & \hbox{Pulses longer than } t_{PW}, \text{ but shorter than } t_{PW,ext} \text{ get extended to } t_{PW,ext} \\ \end{array}$ 



## 8 Detailed Description


#### 8.1 Overview

The LMG1210 is a high-speed half-bridge driver specifically designed to work with enhancement mode GaN FETs. Designed to operate up to 50 MHz, the LMG1210 is optimized for maximum performance and highly efficient operation. This includes reducing additional capacitance at the switch node (HS) to less than 1 pF and increased noise immunity up to 300 V/ns to minimize additional switching losses. By having a 17 ns maximum propagation delay with 1.5 ns maximum mismatch, excessive dead times can be greatly reduced.

Auxiliary input voltages applied above 5 V enables an internal LDO to precisely regulate the output voltage at 5 V, preventing damage on the gate. An external bootstrap diode allows the designer to select an optimal diode. An integrated switch in series with the bootstrap diode effectively clamps the bootstrap voltage and decreases  $Q_{rr}$  losses in the diode.

The LMG1210 comes in a low-inductance WQFN package designed for small gate drive loops with minimal voltage overshoot.

### 8.2 Functional Block Diagram



Copyright © 2018. Texas Instruments Incorporated

### 8.3 Feature Description

The LMG1210 provides numerous features to help customers when driving external GaN FETs.

### 8.3.1 Bootstrap Diode Operation

An internal switch enables the bootstrap only when the low-side GaN FET is on. If used in a converter where the low-side FET operates in third quadrant conduction during the dead times, this provides two main benefits. First, it stops the bootstrap diode from overcharging the high-side bootstrap rail. Second, if using a pin junction diode with  $Q_{rr}$  as the bootstrap diode, it decreases the  $Q_{rr}$  losses of the diode.

The part does not have an actual clamp on the high-side bootstrap supply. The bootstrap switch disables conduction during the dead times, and the actual bootstrap capacitor voltage is set by the operating conditions of the circuit during the low-side on-time. The bootstrap voltage can be approximately calculated in Equation 1 through Equation 3.



### Feature Description (continued)

The bootstrap voltage is given by Equation 1:

$$V_{BST} = V_{DD} - V_{F} - V_{HS}$$

where

• V<sub>F</sub> is the forward voltage drop of the bootstrap diode.

(1)

(2)

V<sub>HS</sub> is calculated in Equation 2:

$$V_{HS} = -I_L \times R_{DSON}$$

where

- I<sub>L</sub> is the inductor current defined as flowing out of the half-bridge
- and R<sub>DSON</sub> is the FET on resistance.

Substituting (2) into (1) gives the expression for the bootstrap voltage as Equation 3:

$$V_{BST} = V_{DD} - V_F + I_L \times R_{DSON}$$
 (3)

From (3) one can determine that in an application where the current flows out of the half-bridge ( $I_L$  is positive) the bootstrap voltage can be charged up to a voltage higher than  $V_{DD}$  if  $I_L \times R_{DSON}$  is greater than  $V_F$ . Take care not to overcharge the bootstrap too much in this application by choosing a diode with a larger  $V_F$  or limiting the  $I_L \times R_{DSON}$  product.

In an application where  $I_L$  is negative, the  $I_L \times R_{DSON}$  product subtracts from the available bootstrap cap voltage. In this case using a smaller  $V_F$  diode is recommended if  $I_L \times R_{DSON}$  is large.

#### 8.3.2 LDO Operation

An internal LDO allows the driver to run off higher voltages from 6 V to 18 V and regulates the supply to 5 V, so the LMG1210 can run off of higher input voltages with wide tolerances. To maintain stability of the internal LDO a capacitor of at least 0.47  $\mu$ F with an ESR below 500 m $\Omega$  must be used, which most ceramic capacitors have.

If the input supply is already 5 V ±5%, then the LDO can be bypassed. This is achieved by connecting the 5 V supply directly to the  $V_{DD}$  pin. The  $V_{IN}$  pin should be tied to the  $V_{DD}$  pin, and the capacitor on the  $V_{IN}$  pin can be removed. Do not ground the  $V_{IN}$  pin.

#### 8.3.3 Operating Mode Selection

The mode of operation is determined by the state of DHL and DLH pins during power up. The state of the pins is sampled at power up and cannot be changed during operation. There are 2 different modes: independent operation where separate HI and LI signals are required, and PWM mode where one PWM input signal is required and the LMG1210 generates the complementary HI and LI signals. For PWM input, the dead time for the low-to-high and high-to-low switch-node transition is independently set by an external resistor at DHL and DLH. For independent input mode, DLH is tied to VDD and DHL is internally set to high-impedance. It can be left floating, tied to VDD, or tied to ground.




Figure 1. Operation Mode Selection

Product Folder Links: LMG1210



### **Feature Description (continued)**

#### 8.3.4 Dead Time Selection

In PWM mode the dead time can be set with a resistor placed between DHL/DLH and  $V_{SS}$ . For a desired dead time ( $t_{dt}$ ), the corresponding required resistance can be calculated in Equation 4 with  $t_{dt}$  in ns and R in  $k\Omega$ .

$$R = (900/t_{dt}) - 25 \tag{4}$$

The maximum delay is 20 ns, which gives a minimum resistor value of 20 k $\Omega$ . It is acceptable to leave DHL and DLH floating if zero dead time is desired.

Using no dead time can result in shoot-through in some applications.

Before being used to generate the dead times, the voltages on the DHL and DLH pins are first filtered through an internal RC filter with a nominal corner frequency of 10 kHz to attenuate switching noise.

### 8.3.5 Overtemperature Protection

The LMG1210 has three separate overtemperature thresholds: two on the low-side and one on the high-side. The lowest overtemperature threshold is the low-side *switching* threshold at 165 degrees typical. When exceeded, this disables switching on both the low and high sides. However, the 5 V LDO continues to operate.

If the low-side temperature continues to rise, that is, due to a short or external load on the 5 V LDO, then at 175 degrees the low-side shuts down the 5 V LDO.

The high-side has an independent overtemperature threshold at 175 typical. When triggered, it only shuts off the high-side while the low-side may continue to operate.

If it is undesirable in an application to have only the high side shut off and not the low side, TI recommends designing the thermal cooling of the board in a way to make the low-side die hotter. This can be achieved by controlling the size of the thermal planes connected to each DAP.

### 8.3.6 High-Performance Level Shifter

The LMG1210 uses a high-performance level shifter to translate the signal from the low side to the high side. The level shifter is built using Tl's proprietary high-voltage capacitor technology, which showcase best-in-class CMTI (common-mode transient immunity). The level shifter can handle very high CMT (common-mode transient) rates while simultaneously providing low propagation time which does not vary depending on CMT rate.

### 8.4 Device Functional Modes

Table 1 lists the functional modes for the LMG1210.

Table 1. LMG1210 Truth Table

INPUTS		PWI	M MODE	INDEPENDENT MODE		
EN/HI	PWM/LI	НО	LO	НО	LO	
0	0	0	0	0	0	
0	1	0	0	0	1	
1	0	0	1	1	0	
1	1	1	0	1	1	



# **Application and Implementation**

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LMG1210 is designed to optimally drive GaN FETs in half-bridge configurations, such as synchronous buck and boost converters, as well as more complex topologies. By integrating the level shifting and bootstrap operation the complexities of driving the high-side device are solved for the designer.

The list below shows some samples values for a typical 48 V to 12 V application synchronous buck.

Input Voltage: 48 V Output current: 10 A Duty Cycle: 25 % Bias voltage: 6 V Duty Cycle: 25 %

Switching frequency: 1 MHz

Inductor: 4.7 µH

### 9.2 Typical Application




Figure 2. Simplified LMG1210 Configured as Synchronous Buck Converter

Product Folder Links: LMG1210



### **Typical Application (continued)**

### 9.2.1 Design Requirements

When designing a multi-MHz application that incorporates the LMG1210 gate driver and GaN power FETs, some design considerations must be evaluated first to make the most appropriate selection. Among these considerations are layout optimization, circuit voltages, passive components, operating frequency, and controller selection.

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Bypass Capacitor

To properly drive the GaN FETs, TI recommends placing high-quality ceramic bypass capacitors as close as possible between the HB to HS and  $V_{DD}$  to  $V_{SS}$ . If using the LDO, the  $V_{DD}$ -GND capacitor is required to be at least 0.47  $\mu$ F for stability. However, a larger capacitor may be required for many applications.

The bootstrap capacitor must be large enough to support charging the high-side FET and supplying the high-side quiescent current when the high-side FET is on. The required capacitance can be calculated as Equation 5:

$$(Q_{RR} + Q_{qH} + I_{HB} \times t_{on})/\Delta V = C_{BST,min}$$

#### where

- Q<sub>qH</sub> is the gate charge of the high-side GaN FET,
- I<sub>HB</sub> is the quiescent current of the high-side driver,
- t<sub>ON</sub> is the maximum on time period of the high side,
- Q<sub>rr</sub> is the reverse recovery of the bootstrap diode
- and  $\Delta V$  is the acceptable droop on the bootstrap capacitor voltage.

(5)

When using larger bootstrap capacitors, TI recommends that the  $V_{DD}$ - $V_{SS}$  capacitor also be increased to keep the ratio at least 5 to 1. If this is not maintained, the charging of the bootstrap capacitor can pull the  $V_{DD}$ - $V_{SS}$  rail down sufficiently to cause UVLO conditions and potentially unwanted behavior.

### 9.2.2.2 Bootstrap Diode Selection

The bootstrap diode blocks the high voltage from the gate drive circuitry when the switch node swings high, with the rated blocking voltage equal to the maximum  $V_{ds}$  of the GaN FET. For low or moderate frequency operation ultra-fast recovery diodes (<50 ns) are recommended. The internal low voltage switch in the LMG1210 acts to reduce the reverse recovery. For high-frequency operation a Schottky diode is recommended. To minimize switching losses and improve performance, it is important to select a diode with low capacitance.

For extreme cases, where the low-side FET on time is less than 20 ns, TI recommends using a small GaN FET as synchronous bootstrap instead of a diode. In this case, TI recommends leaving the BST pin floating or connected to  $V_{DD}$ , and to connect the source of the synchronous bootstrap directly to  $V_{DD}$ .

#### 9.2.2.3 Handling Ground Bounce

For the best switching performance, it is important to connect the VSS gate return to the source of the low-side FET with a very low-inductance path.

However, doing so can cause the ground of the LMG1210 to bounce relative to the system or controller ground and cause erroneous switching transitions on the inputs. Multiple strategies can be employed to eliminate these undesired transitions.


The LMG1210 has input hysteresis built into the input buffers to help counteract this effect, but this alone may not be sufficient in all applications. The simplest option is to tie the system ground together and the power ground only at the LMG1210 (single-point connection). This gives the cleanest solution but may not always be possible depending on system grounding requirements.

For moderate ground-bounce cases, a simple R-C filter can be built with a simple resistor in series with the inputs. The resistor should be close to the inputs of the LMG1210. The input capacitance of the LMG1210 produces an RC filter which can help decrease ringing at the inputs. The addition of a small C on the inputs to supplement the LMG1210 input capacitance can also be helpful. This solution is acceptable for moderate cases in applications where the extra delay is acceptable.



# **Typical Application (continued)**

For more extreme cases or where no delay is tolerable, using a common-mode choke provides the best results. One example application where the ground bounce is particularly challenging is when using a current sense resistor. In this application, the LMG1210 ground is connected to the GaN source, while the controller ground is connected to the other side of the current sense resistor as shown in Figure 3.



Copyright © 2018, Texas Instruments Incorporated

Figure 3. LMG1210 Configured With Current Sense Resistor Using a CMC as Filter

The combination of high dl/dt experienced through the sense resistor inductance will cause severe ground noise that could cause false triggering or even damage the part. To prevent this, a common-mode choke (CMC) can be used. Each signal requires its own CMC. Also, to provide additional RC filtering, a 100  $\Omega$  resistor should be added to the signal output line before the LMG1210.

### 9.2.2.4 Independent Input Mode

In independent input mode, the signals LI and HI will propagate to the outputs LO and HO maintaining the same phase shift, varied only by the timing mismatch.

In this mode, the dead time-generating circuit will be inoperative, and the correct dead time value would have to be generated by the controller.

The controller is responsible for assuring that the LI and HI on-times do not overlap and cause shoot-through.

#### 9.2.2.5 Computing Power Dissipation

The power dissipation of the LMG1210 can be divided up into three constituent parts. One is the quiescent current which is defined in the *Electrical Characteristics* table. This is the current consumed when no switching is taking place.

The second is the dynamic power consumed in the internal circuits of the driver at each switching transition regardless of the load on the output. This can be measured by switching the driver with no output load.

The third component is the power used to switch the load capacitance presented by the external FET.

If operating in PWM mode, there is an additional quiescent current consumed in the dead time resistors. The additional current consumed in each dead time pin can be calculated as Equation 6.

$$I_{\text{qdxx}} = 1.8/(25k + R_{\text{ext}}) \tag{6}$$



## **Typical Application (continued)**

The first component, the quiescent power, is given in the *Electrical Characteristics* table. The second component, the dynamic power dissipation can be calculated as Equation 7.

$$I_{INT} = I_{DYN} \times F_{sw}$$

where

- I<sub>DYN</sub> is the dynamic current consumption found in the *Electrical Characteristics* table
- and F<sub>sw</sub> is the switching frequency.

The third component of the power dissipation is the gate driver power. The current associated to this loss can be calculated given the  $Q_{\alpha}$  of the FET as Equation 8:

$$I_{FET,q} = Q_q \times F_{sw} \tag{8}$$

or alternatively in terms of C<sub>iss</sub> as Equation 9:

$$I_{FET,g} = C_{iss} \times V_{sup} \times F_{sw}$$
 (9)

These current consumption numbers should be calculated for both the high side and low side separately and added together. When a total current consumption is computed, multiplying it by the input supply voltage gives a worst-case approximation for the total power dissipation of the LMG1210. If using a non-zero external gate resistor of value  $R_{g,ext}$ , some of this power will be dissipated in this external resistor, and can be subtracted from the power consumed inside the IC.

The WQFN package has two thermal pads: one for the low-side die and another for the high-side die. Though there is good thermal coupling between the die and the associated thermal pad, there is very limited thermal coupling between a die and the opposite thermal pad. This means that if power dissipation calculations indicate a die needs improved cooling, the cooling must be focused on cooling the correct thermal pad.

#### 9.3 Do's and Don'ts

When using the LMG1210, DO:

- 1. Read and fully understand the data sheet, including the application notes and layout recommendations.
- 2. Use a four-layer board and place the return power path on an inner layer to minimize power-loop inductance.
- 3. Use small, surface-mount bypass and bus capacitors to minimize parasitic inductance.
- 4. Use the proper size decoupling capacitors and place them close to the IC as described in the *Layout Guidelines* section.
- 5. Use common-mode chokes for the input signals to reduce ground bounce noise. If not, ensure the signal source is connected to the signal GND plane which is tied to the power source only at the LMG1210 IC.

To avoid issues in your system when using the LMG1210, DON'T:

- 1. Use a single-layer or two-layer PCB for the LMG1210 as the power-loop and bypass capacitor inductances will be excessive and prevent proper operation of the IC.
- 2. Reduce the bypass capacitor values below the recommended values.
- 3. Allow the device to experience pin transients above 300 V as they may damage the device.
- 4. Drive the IC from a controller with a separate ground connection than the GND pin of the IC, unless connecting though a CMC.



## 10 Power Supply Recommendations

The power to the LMG1210 can be supplied either through the LDO or the LDO can be bypassed and 5 V can be supplied directly. The maximum input voltage to the LDO of the LMG1210 is specified in the electrical characteristics table. The minimum input of the LDO is set by the minimum drop-out of the LDO at the operational current. The dropout at max current is specified in the electrical characteristics table, but a lower dropout can be used in a lower-current application. A local bypass capacitor must be placed between the  $V_{IN}$  and GND pins, and the  $V_{DD}$  and GND pins. This capacitor must be placed as close as possible to the device. TI recommends a low-ESR, ceramic, surface-mount capacitor. TI also recommends using 2 capacitors across  $V_{DD}$  and GND pin: a 100 nF ceramic surface-mount capacitor for high frequency filtering placed very close to  $V_{DD}$  and GND pin, and another surface-mount capacitor, 220 nF to 10  $\mu$ F, for IC bias requirement. The  $V_{IN}$  and GND capacitor can be removed if the LDO is bypassed.

# 11 Layout

### 11.1 Layout Guidelines

The layout of the LMG1210 is critical for performance and functionality. The low inductance WQFN package helps mitigate many of the problems associated with board level parasitics, but take care with layout and placement with components to insure proper operation. The following design rules are recommended.

- Place LMG1210 as close to the GaN FETs as possible to minimize the length of high-current traces between the HO/LO and the Gate of the GaN FETs
- Place bootstrap diode as close as possible to the LMG1210 to minimize the inductance of the BST to HB loop.
- Place the bypass capacitors across VIN to VSS, VDD to VSS, and HB to HS as close to the LMG1210 pins as possible. The VDD to VSS cap is a higher priority than the VIN to VSS cap.
- Separate power traces and signal traces, such as output and input signals, and minimize any overlaps between layers

Product Folder Links: LMG1210

Minimize capacitance from the high-side pins to the input pins to minimize noise injection.



# 11.2 Layout Example




Figure 4. LMG1210 Layout Example



# 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Dead Time Optimization for the LMG1210 Half-Bridge GaN Driver (SNVA815)
- LMG1210 TINA-TI Reference Design (SNOM617)
- LMG1210 TINA-TI Transient Spice Model (SNOM616)
- LMG1210 PSpice Transient Model (SNOM615)

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

LMG1210 is released as MSL3. Products that exceed their floor life can be re-worked with a bake to drive out residual moisture. IPC/JEDEC J-STD-033C provides guidance about the baking procedure and where you should take care to ensure that the plastic housing (trays, tape and reel or tubes) can withstand the temperatures being considered.



## PACKAGE OPTION ADDENDUM

5-Apr-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMG1210RVRR	PREVIEW	WQFN	RVR	19	3000	TBD	Call TI	Call TI	-40 to 125		
LMG1210RVRT	PREVIEW	WQFN	RVR	19	250	TBD	Call TI	Call TI	-40 to 125		
XLMG1210RVRT	ACTIVE	WQFN	RVR	19	250	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





## PACKAGE OPTION ADDENDUM

5-Apr-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMG1210RVRR	PREVIEW	WQFN	RVR	19	3000	TBD	Call TI	Call TI	-40 to 125		
LMG1210RVRT	PREVIEW	WQFN	RVR	19	250	TBD	Call TI	Call TI	-40 to 125		
XLMG1210RVRT	ACTIVE	WQFN	RVR	19	250	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.